



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
09/603,184	06/26/2000		Hirohisa Suzuki	81784.0211	3365
26021	7590	10/20/2005		EXAMINER	
HOGAN &			RAMOS FELICIANO, ELISEO		
500 S. GRAND AVENUE SUITE 1900				ART UNIT	PAPER NUMBER
LOS ANGEI	ES, CA	90071-2611	2687		

DATE MAILED: 10/20/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)					
	09/603,184	SUZUKI ET AL.					
Office Action Summary	Examiner	Art Unit					
	Eliseo Ramos-Feliciano	2687					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
Responsive to communication(s) filed on 29 Ju This action is FINAL . 2b) ☐ This Since this application is in condition for allowar closed in accordance with the practice under E	action is non-final. nce except for formal matters, pro						
Disposition of Claims							
 4) ☐ Claim(s) 1-9 and 11-13 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. 5) ☐ Claim(s) is/are allowed. 6) ☐ Claim(s) 1-9 and 11-13 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or election requirement. 							
Application Papers							
9) The specification is objected to by the Examiner. 10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner. Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.							
Priority under 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:						

DETAILED ACTION

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims 1-9 and 11-13 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 3. Claim 1 recites the limitation "the noise portion of said input audio signal is changed to an output signal from said interpolation circuit according to an output signal from said noise detection circuit" in last three <u>as amended</u>. Not the claim nor the specification explain how the noise portion of the input audio signal is **changed** to an output signal from the interpolation circuit. The limitation appears to mean that the noise portion of the input audio signal is replaced by the output signal of the interpolation circuit (interpolated signal). For examination on the merits the subject limitation will be interpreted as explained.
- 4. Claims 2-9 and 11-13, dependent from *claim 1*, are rejected for the same reasons explained above.
- 5. Claim 3 recites the limitation "a noise detection circuit" in line 3. It is not clear if this noise detection circuit is the same noise detection circuit of claim 1. For examination on the merits both will be interpreted to be the same.
- 6. Claims 4-9, dependent from claim 3, are rejected for the same reasons explained above.
- 7. Regarding **claim 8**, it is not clear: how is it possible that a delay time of said first delay circuit is determined based on a sum of an interpolation processing time of said interpolation

Art Unit: 2687

circuit and a delay time of said second delay circuit, without considering the delay time introduced by the claimed LPF? The specification (Figure 1) provides no other alternative. For examination on the merits the subject limitation will be interpreted as explained.

8. Claim 9, dependent from claim 8, is rejected for the same reasons explained above. In addition, it is not clear: how is it possible that a delay time of said second delay circuit corresponds to a difference obtained by subtracting the interpolation processing time of said interpolation circuit from a time delay between generation and detection of said pulse noise, without considering the delay time introduced by the claimed LPF? The specification (Figure 1) provides no other alternative. For examination on the merits the subject limitation will be interpreted as explained.

Claim Rejections - 35 USC § 102

9. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 10. Claims 1, 3-9, 11, and 13 are rejected under 35 U.S.C. 102(e) as being anticipated by Tsuji et al. (US Patent Number 6,690,805).

Regarding **claim 1**, Tsuji et al. discloses a noise cancel circuit (Figure 64) for removing noise components in an input audio signal, comprising:

an interpolation circuit (14) for performing interpolation processing on said input audio signal ("AUDIO SIGNAL" from 19),

Art Unit: 2687

an LPF (13) for eliminating high frequency components of the input audio signal, an output of the LPF being provided to the interpolation circuit and the interpolation circuit performing an interpolation process on the output from the LPF (column 20, lines 35-57; column 10, lines 48-55), and

a noise detection circuit (20) for detecting the noise portion of said input audio signal, wherein

the input audio signal has a frequency within the audio frequency band (it is in fact an "AUDIO SIGNAL"), and

the noise portion of said input audio signal is changed (exchanged – column 21, lines 57-61) to an output signal from said interpolation circuit according to an output signal from said noise detection circuit. See Figures 57, 64, 65, 70; column 20, line 35 to column 22, line 57.

Regarding **claim 3**, Tsuji et al. discloses everything claimed as applied above (see *claim 1*). In addition, Tsuji et al. further discloses the noise detection circuit (20) for detecting the noise portion of said input audio signal, wherein the noise portion of said input audio signal is interpolated (exchanged) by said interpolation circuit according to an output signal from said noise detection circuit (column 21, lines 57-61). See Figures 57, 64, 65, 70; column 20, line 35 to column 22, line 57.

Regarding claim 4, Tsuji et al. discloses everything claimed as applied above (see *claim* 3). In addition, Tsuji et al. further discloses

a first delay circuit (either 15 alone or 15 in combination with 12) for delaying said input audio signal;

Art Unit: 2687

a selection circuit (24) for selecting either the output signal from said interpolation circuit or the delayed input audio signal from said first delay circuit, wherein

said selection circuit is controlled according to the output signal from said noise detection circuit (column 21, lines 57-61). See Figures 57, 64, 65, 70; column 20, line 35 to column 22, line 57.

Regarding **claim 5**, Tsuji et al. discloses everything claimed as applied above (see *claim* 4). In addition, Tsuji et al. further discloses wherein said interpolation circuit performs interpolation processing and outputs an interpolation signal regardless of presence or absence of noise components. See Figures 57, 64, 65, 70; column 20, line 35 to column 22, line 57.

Regarding **claim 6**, Tsuji et al. discloses everything claimed as applied above (see *claim* 5). In addition, Tsuji et al. further discloses a second delay circuit (12) for delaying said interpolation signal from said interpolation circuit. See Figures 57, 64, 65, 70; column 20, line 35 to column 22, line 57.

Regarding **claim 7**, Tsuji et al. discloses everything claimed as applied above (see *claim* 6). In addition, Tsuji et al. further discloses wherein said second delay circuit (12) is disposed in a processing stage prior to said interpolation circuit (14) (see Figures 64 or 57).

Regarding **claim 8**, Tsuji et al. discloses everything claimed as applied above (see *claim* 6). In addition, Tsuji et al. further discloses wherein a delay time of said first delay circuit is determined based on a sum of an interpolation processing time of said interpolation circuit and a delay time of said second delay circuit. (The signal is delayed by the delay circuit 15 by an amount to coincide in timing with an output of the interpolation circuit 14 – column 21, lines 49-51. Therefore, because the first delay circuit is the combination of delay 12 and delay 15, the

Art Unit: 2687

delay time of the first delay circuit is the sum of the interpolation processing time and the delay time of the second delay circuit.)

Regarding claim 9, Tsuji et al. discloses everything claimed as applied above (see *claim* 8). In addition, Tsuji et al. further discloses wherein the delay time of said second delay circuit corresponds to a difference obtained by subtracting the interpolation processing time of said interpolation circuit from a time delay between generation and detection of said pulse noise. (Generation and detection of the pulse noise occurs at 20 between "AUDIO SIGNAL" and 24 – see e.g. Figure 64. This includes the delay time of the second delay circuit 12 and the interpolation processing time of the interpolation circuit. Therefore, the difference obtained by subtracting the interpolation processing time of the interpolation circuit from the time delay between generation and detection of the pulse noise corresponds to the delay time of the second delay circuit.)

Regarding **claim 11**, Tsuji et al. discloses everything claimed as applied above (see *claim 1*). In addition, Tsuji et al. further discloses wherein said input audio signal is an FM radio signal (Figure 57, input is FM radio signal; for example, in a car radio – column 1, line 10), and said LPF passes a main signal and eliminates sub-signals and pilot signals (only the low frequency component is extracted; sub-signals and pilot signals are eliminated - column 20, lines 35-57; column 10, lines 48-55).

Regarding claim 13, Tsuji et al. discloses everything claimed as applied above (see *claim* 1). In addition, Tsuji et al. further discloses a switch (24) for changing (exchanged) the noise portion of said input audio signal to the output signal from said interpolation circuit according to

Art Unit: 2687

the output signal from said noise detection circuit (column 21, lines 57-61). See Figures 57, 64, 65, 70; column 20, line 35 to column 22, line 57.

Claim Rejections - 35 USC § 103

- 11. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 12. Claim 2 and 12 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tsuji et al. (US Patent Number 6,690,805).

Regarding **claim 2**, Tsuji et al. discloses everything claimed as applied above (see *claim 1*). In addition, Tsuji et al. discloses wherein said interpolation circuit executes polynomial interpolation. However, fails to specify spline interpolation as claimed.

Spline interpolation by definition uses low-degree polynomials in each of the interpolation intervals. Consequently, spline interpolation is a form of polynomial interpolation. Spline interpolation is preferred over polynomial interpolation because the interpolation error can be made small even when using low degree polynomials for the spline. Thus spline interpolation avoids the problem of Runge's phenomenon which occurs when using high degree polynomials. The spline interpolant is easier to evaluate than the high-degree polynomials used in polynomial interpolation. In terms of computer calculation time, spline interpolation is faster; therefore, less expensive.

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to use spline interpolation instead of polynomial interpolation because:

Art Unit: 2687

the interpolation error can be made small even when using low degree polynomials for the spline, avoids the problem of Runge's phenomenon which occurs when using high degree polynomials, is easier to evaluate than the high-degree polynomials used in polynomial interpolation, and is faster in terms of computer calculation time, therefore, less expensive.

Regarding claim 12, Tsuji et al. discloses everything claimed as applied above (see *claim*1). However, fails to specify the claimed timer as part of the same embodiment explained above.

In alternative embodiment, Tsuji et al. discloses a timer (32a – Figure 21 or 35a – Figure 25) for controlling a timing of changing the noise portion of said input audio signal to the output signal from said interpolation circuit (column 16, lines 39-57 and column 17, lines 22-45). Tsuji et al. teaches that the embodiments overlap, therefore, are interchangeable (column 20, lines 52-57; column 23, lines 9-14).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to provide Tsuji et al.'s embodiment explained above with timer for controlling a timing of changing the noise portion of said input audio signal to the output signal from said interpolation circuit because it is the same Tsuji et al. who teaches that the different embodiments overlap, therefore, are interchangeable.

Response to Arguments

13. Applicant's arguments with respect to all claims have been considered but are moot in view of the new ground(s) of rejection.

Even though arguments are moot, for clarification of the record the following statements are made: Contrary to applicant's arguments (page 6, second paragraph), the amendment to claim 8 does not solve the 35 USC 112-2nd problem explained before because the claim language

Art Unit: 2687

does not exclude the LPF, nor the delay time introduced by the claimed LPF. In addition, the specification (Figure 1) provides no other alternative.

Conclusion

Page 9

14. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

15. Any inquiry concerning this communication from the examiner should be directed to Eliseo Ramos-Feliciano whose telephone number is 571-272-7925. The examiner can normally be reached from 8:00 a.m. to 5:30 p.m. on 5-4/9 1st Friday Off.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lester G. Kincaid, can be reached on (571) 272-7922. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

ERF/erf October 14, 2005

ELISEO RAMOS-FELICIANO
PATENT EYAMINER